

**Notice of References Cited**

Application/Control No.

09/821,065

Applicant(s)/Patent Under  
Reexamination  
DREPS ET AL.

Examiner

Donna K. Mason

Art Unit

2181

Page 1 of 1

**U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-6,278,312	08-2001	Dabral et al.	327/310
	B	US-2002/0078392	06-2002	Jong et al.	713/322
	C	US-6,033,441	03-2000	Herbert, Brian K.	709/400
	D	US-6,388,943	05-2002	Schell et al.	365/233
	E	US-6,556,628	04-2003	Poulton et al.	375/257
	F	US-6,456,123	09-2002	Oakeson et al.	327/91
	G	US-2002/0017920	02-2002	Bridgewater, Walter Francis JR.	326/82
	H	US-5,818,884	10-1998	Reymond, Welles	375/354
	I	US-5,374,861	12-1994	Kubista, Thomas T.	326/30
	J	US-			
	K	US-			
	L	US-			
	M	US-			

**FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N	EP 944000 A2	09-1999	European Patent	FRODSHAM, TIM	G06F 13/40
	O	EP 540449 A1	05-1993	European Patent	CHRISTOPHER et al.	G06F 13/40
	P					
	Q					
	R					
	S					
	T					

**NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Mooney, R., et al., "A 900 Mb/s Birectional Signaling Scheme, IEEE Journal of Solid-State Circuits," Dec. 1995, Vol. 30, No. 12 p. 1538-1543.
	V	Wu, L., et al., "Efficient Common-Mode Feedback Circuits for Pseudo-Differential Switched-Capacitor Stages," May 28-31, 2000 Proceedings. ISCAS 2000 Geneva. The 2000 IEEE International Symposium on Circuits and Systems, Vol. 5, p. 445-448.
	W	
	X	

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)  
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.